Jeff Scott , Lea

نویسندگان

  • Jeff Scott
  • Lea Hwang Lee
  • John Arends
  • Bill Moyer
چکیده

The M•CORE microRISC architecture has been developed to address the growing need for long battery life among today’s portable applications. In this paper, we will present the low-power design techniques and architectural trade-offs made during the development of this processor. Specifically, we will discuss the initial benchmarking, the development of the Instruction Set Architecture (ISA), the custom datapath design, and the clocking methodology . Finally, we will discuss two system solutions utilizing the M•CORE processor, presenting power, area, and performance metrics. Proc. IEEE Power Driven Microarchitecture Workshop, pp. 145-150, Barcelona, Spain, 28th June 1998.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing the Low - Power M • CORETM Architecture

The M•CORE microRISC architecture has been developed to address the growing need for long battery life among today’s portable applications. In this paper, we will present the low-power design techniques and architectural trade-offs made during the development of this processor. Specifically, we will discuss the initial benchmarking, the development of the Instruction Set Architecture (ISA), the...

متن کامل

Assembly - Level Optimizations for the M • CORE TM M 3 Processor Core

The M•CORE M3 microprocessor core is currently being developed at the Motorola M•CORE Technology Center. It is targeted for the high performance, low cost and low power embedded markets. In this paper, we will present assembly-level optimization techniques for the M3 processor core. In particular, we will describe how software can take advantage of the architectural features that are unique to ...

متن کامل

Designing the M·CORETM M3 CPU Architecture

The M•CORE microRISC architecture has been developed to address the growing need for long battery life among today’s portable applications. In this paper, we present the architectural enhancements of the M3 processor, the successor to the original M•CORE M2 architecture. Specifically, we discuss the instruction buffer and pipeline enhancements, the branch prediction algorithm, branch folding fo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998